AGMPA078161


GaAs MMIC
0.8W 9.5-13.5GHz Power Amplifier

Typical Applications

- Point to Point Radio
- X-Band Communications

Features

- Frequency Range: 9.5 – 13.5 GHz
- Gain: 30dB
- PSAT: 29dBm
- PAE: 20%
- IM3: - 38dBc @ Pout 16dBm/Tone
- Bias: +6V @ 714mA
- 50Ω Matched Input / Output DC Blocked
- Die Size 3.0 x 2.0 x 0.1 mm






Electrical Specifications (TA = +25°C, VD = +6V, IDD = 714mA)

Parameter	Units	Minimum	Typical	Maximum
Frequency	GHz	9.5		13.5
Gain	dB		30	
Input Return Loss	dB		14	
Output Return Loss	dB		9	
Psat	dBm		29	
PAE	%		20	
IM3 @16dBm/Tn	dBc		-38	
Supply Voltage	V		+6	
Supply Current	mA		714	
DC Dissipated Power	W		4.3	
Package Type			Die	


Power Amplifiers

Performance Graphs


S-Parameters vs. VD (25°C, IDQ=714mA)




S-Parameters vs IDQ (25°C, VD=6V)




Frequency Response vs VD (25°C, IDQ=714mA, Pin=2dBm)




Frequency Response vs IDQ (25°C, VD=6V, Pin=2dBm)




Power Sweep vs VD (25°C, IDQ=714mA, Freq=11.5GHz)




Linearity Response vs VD (25°C, IDQ=714mA, 10MHz Tone Spacing)



Linearity Response vs IDQ (25°C, VD=6V, 10MHz Tone Spacing)



Die Outline Drawing




Die Pad Descriptions

Pad	Function	Pad Size	Description
1	RFIN	100x200µm	AC coupled 50Ω Matched
2	RFOUT	100x200µm	AC coupled 50Ω Matched
3	VD3	250x100µm	Drain Power Supply voltage, bypass capacitors needed*
4	VD12	250x100µm	Drain Power Supply voltage, bypass capacitors needed*
5	VG	100x100µm	Alternate Gate Power Supply voltage, bypass capacitors needed*
6	VG	100x100µm	Gate Power Supply voltage, bypass capacitors needed*
7	VD12	250x100µm	Alternate Drain Power Supply voltage, bypass capacitors needed*
8	VD3	250x100µm	Alternate Drain Power Supply voltage, bypass capacitors needed*
9	VGG	100x100um	Alternate Gate Power Supply Voltage (See Plot)
10	VREG	100x100um	Alternate Gate Voltage Regulator Output (See Plot)
Die Bottom	GND	Backside	Epoxy/Solder to Baseplate

*See Assembly Diagram

On-Chip Gate Regulator Performance (Optional Connection)




Absolute Maximum Ratings

Parameter	Rating
Drain Bias Voltage (VDD)	+8V DC
RF Input Power (RFIN)	+20dBm*
Channel Temperature	150°C
Storage Temperature	-65 to 150°C
Operating Temperature	-55 to 85°C

*To be tested

Die Assembly Diagrams



Die Assembly Notes:

1. Die Thickness is 100µm
2. Backside and Bondpad metallization: 4µm gold
3. High K Silver Epoxy or AuSn Eutectic attach MMIC
4. Gap between MMIC and 50 Ohm lines should be 3-4mils
5. Off-Chip bypass capacitor values are approximate



Die Packaging Information

- GP-4 (Gel-Pak)

Biasing and Operation

The AGMPA078161 is biased with a positive drain supply and negative gate supply. Performance is optimized when the drain voltage is set to Vdq. The preferred biasing procedure is as follows:

Turn ON procedure:

1. Set VG to -1.0V.
2. Set VD to Vdq.
3. Adjust VG more positive until Id = Idq.
4. Apply RF signal.

Turn OFF procedure:

1. Turn off RF signal.
2. Reduce VG to -1.0V. Id should be 0mA.
3. Turn off VD.
4. Turn off VG.

Important Notice

The information contained in this Data Sheet and any associated documents is believed to be reliable; however, AmpliTech makes no warranties regarding the Data Sheet Information and assumes no responsibility of liability whatsoever for the use of the said information. All Data Sheet information is subject to change without notice.